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Abstract- A single-electron latch is a device that can be used as a building block 
for Quantum-dot Cellular Automata (QCA) circuits. It consists of three nanoscale metal 
“dots” connected in series by tunnel junctions; charging of the dots is controlled by three 
electrostatic gates. One very important feature of a single-electron latch is its ability to 
store (“latch”) information represented by the location of a single electron within the 
three dots. To obtain latching, the undesired leakage of charge during the retention time 
must be suppressed. Previously, to achieve this goal, multiple tunnel junctions were used 
to connect the three dots. However, this method of charge leakage suppression requires 
an additional compensation of the background charges affecting each parasitic dot in the 
array of junctions. We report a single-electron latch where a granular metal film is used 
to fabricate the middle dot in the latch which concurrently acts as a charge leakage 
suppressor. This latch has no parasitic dots, therefore the background charge 
compensation procedure is greatly simplified. We discuss the origins of charge leakage 
suppression and possible applications of granular metal dots for various single–electron 
circuits.  
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Introduction. 
Quantum-dot Cellular Automata (QCA)1,2 is an inherently nanostructure-compatible 
binary architecture that uses interaction (electrostatic or magnetic) between nominally 
identical building blocks (“cells”) to encode and process binary information with minimal 
power dissipation. By modulating the potential barriers using clocking field, power gain, 
pipelining, and very low power dissipation can be achieved in QCA 3. Both electronic 
and magnetic versions of clocked QCA were recently experimentally demonstrated 4, 5 . 
An electronic version of clocked QCA uses “single-electron latches” (or “QCA half-
cells”) as building blocks to assemble larger QCA arrays. 
A single-electron latch (sometimes also referred to as “parametron”6) is an 
elementary single-electron logic device where a binary bit of information is represented 
by the spatial location of an electron within the device. It has three input terminals 
(differential signal inputs VIN+ and VIN-, and clock input VCLK) and two differential output 
terminals VOUT+ and VOUT-. There are three possible states of the latch: (1) “null”, when it 
stores no information (and is electrically neutral); (2) “active,” when switching of an 
electron takes place; and (3) “hold,” when binary information is preserved in the form of 
differential output voltage (positive or negative for “0” or “1”) which then acts as an 
input for the next latch in the circuit.  
In its metal-tunnel junction implementation6, 7 a latch consists of three metal “dots” 
separated by tunnel junctions (Fig. 1(a)), where the tunneling through the center dot D2 
can be controlled by the clock bias VCLK, so that D2 acts as an adjustable Coulomb 
barrier separating the end dots. This scheme of single-electron control can also be used 
for molecular QCAs, where metal dots will be replaced with molecular complexes 8. 
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The operation sequence of a single-electron latch is defined by the combination of 
applied clock and input voltages. Initially, both clock and input signals are set to zero, so 
the latch is electrically neutral (null state). In this state it does not carry any information. 
When a small differential input voltage, VIN, is applied to end dots (D1 and D3) the latch 
remains in the null state because the input signal is insufficient to lift the Coulomb 
blockade for tunneling within the dots. Only when the clock signal, VCLK, is applied is an 
electron forced from D2 to the end dot coupled to positive input, +VIN. The magnitude of 
VCLK is chosen to maximize the Coulomb blockade for tunneling from the end dot after a 
single electron is transferred, thus trapping (“latching”) an electron. Once the electron is 
latched, the input signal can be removed, and the electron remains trapped until VCLK is 
set back to zero.  
However, once an electron is latched and input signal is removed, there is a finite 
probability for it to escape to the opposite end dot (it cannot return to the middle dot since 
it is energetically unfavorable). The escape of an electron during the hold time of the 
latch is called a “leakage” or “decay” error, which is characterized by leakage error rate, 
ΓL (s-1). There are several mechanisms  which can cause this process: (1) thermal 
excitation over the Coulomb barrier; (2) simultaneous tunneling of several electrons 
(cotunneling9); (3) photon-assisted tunneling and cotunneling (PAT)10; and (4) random 
background charge fluctuations (RBC).  
One way to reduce the leakage rate in single-electron devices is to increase the 
number of junctions N connecting the dots. In single-electron devices such as pumps11 
and traps12 the use of multiple tunnel junctions (MTJs) reduces the leakage rate because 
each of the above leakage mechanisms is a strong function of the number of junctions N. 
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An increase in N raises the height (W) of the Coulomb barrier13 (W ∝  N) thus reducing   
the leakage rate due to the thermal activation : ΓLTherm ~exp(-W/kBT).  It also reduces the 
leakage rate due to cotunneling9 
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bias V« EC/e across the array of N junctions (EC is charging energy) for non-zero 
temperature, T. The rate of photon-assisted electron leakage14, ΓLPAT, is also reduced 
because it is inversely proportional to the barrier height: (ΓLPAT ∝  1/W). Leakage 
processes in single-electron devices containing MTJs were extensively studied in recent 
publications14-21. Experimental and theoretical investigations20, 22 suggest that in metal 
single-electron devices with MTJs at moderately high temperatures (≥150 mK) or in the 
presence of a bias across the junctions (V≥50 µV) the leakage errors are dominated by 
thermal activation over the Coulomb barrier 20, 23-25. At lower temperatures (<100 mK)  
and for N<5 cotunneling is deemed to be the dominant mechanism of leakage errors 26, 
and for N ≥5 a large number of experiments suggest that leakage errors are dominated by 
photon-assisted tunneling and cotunneling driven by non-equilibrium 1/f noise associated 
with heat dissipation in the substrate27. Theory and experiments show that this noise has 
enough power at microwave frequencies to trigger the PAT processes14, 19. These results 
explain the large discrepancy (by many orders of magnitude) between the observed 
leakage rate and that predicted by the orthodox theory of single-electron tunneling and 
cotunneling9, 13 for metal tunnel junction devices.  Finally, leakage errors could be caused 
by the RBC fluctuations which affect the long-term stability of the single-electron 
devices. The RBC fluctuations change the potential profile around the device and 
therefore require re-tuning of the entire device (since they affect the entire device 
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operation and not just the leakage errors). These fluctuations occur on the timescale of 
the order of hours. The RBC fluctuations and photon-assisted tunneling apparently have 
the same physical origin (relaxation of non-equilibrium traps resulting in non-equilibrium 
1/f noise) and tend to decay in time if the device is kept at cryogenic temperatures for 
long periods of time (»100 hours)  27,  28.   
To reduce the leakage errors in a latch at low temperatures (<100 mK) and without 
a bias between the end dots (hold state) occurring within the stability time when the 
system remains immune to RBC fluctuations (~1000 seconds in our experiments), the 
dominant error mechanism, i.e. photon-assisted tunneling, must be suppressed. For the 
four junction (N=4) traps12 the experimentally determined leakage rate was found to be 
ΓL>1 s-1; and in pumps with no gate bias applied the measured rates are ΓL~10 s-1 (N=4) 
14,28  and ΓL ~10-2 s-1 (N=6)14. Experimentally determined leakage rate in the latch with 
N=6 29 in the hold state was found to be ΓL ~2 s-1. The higher leakage rate in the latter 
experiment compared to six junction pump14 is expected because the electrostatics for the 
latch in hold state is not the same as it is for a pump:  the equivalent of hold state for the 
pump is a null state of the latch7, when it carries no information; this is the ground state 
and is therefore more stable. The hold state in the latch is more similar to that of a single-
electron trap in an equilibrium, where probabilities for trapping and escape are equal23. 
The major difference between the trap and a latch is how they store the trapped electron: 
while a trap is usually designed to store the charge after the gate bias is removed, a latch 
stores an electron while the clock signal is applied and must return to the initial neutral 
state once the clock signal is set to zero. 
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The fabrication of latches with MTJs has its own drawbacks, because it leads to the 
unavoidable formation of additional “dots” that are affected by the random background 
charges. This requires additional compensation of these charges for each extra dot which 
drastically complicates the tuning and operation of the device.  
One alternative way to suppress the leakage caused by cotunneling is to use 
resistive microstrips in series with tunnel junctions instead of increasing N30. The 
cotunneling current, IC, in N-junction arrays in series with 2 resistors of value R in the 
Coulomb blockade regime obeys a power law 31,  
ηVIC ∝ ,  ( ) 12 −+= zNη                     (1) 
where V is the bias across the array;  RQ = h/e2 is the resistance quantum, and z = R/RQ is 
a dimensionless parameter. The simple implication of (1) is that resistive strips with 
resistance R = RQ×z act as MTJs with z junctions, thus reducing the cotunneling rate32.  
The use of embedded resistors reduces the number of junctions required which simplifies 
the problem of random background charge compensation for the additional dots of MTJs 
as well as the design of devices. Experiments have demonstrated the feasibility of the 
proposed design for electron traps (N=4) 33 and pumps (N=3) 26 where cotunneling sets 
the limits to the accuracy of charge transfer. It must be noted that it is extremely difficult 
to fabricate metallic resistive microstrips of small size, consequently increasing the 
minimum possible size of the device. Moreover, the use of such microstrips for latches is 
non practical due to large self-capacitance of the mictrostrips, ≈60 aF/µm32 which would 
severely degrade the charging energy of the dots if such microstrips are embedded in the 
latch. The increase of the resistance per square can be obtained by using granular metals, 
however the theory30, 31 is derived only for diffusive conductors where the charge 
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equilibrium is established before a tunneling event occurs. The operation of a single 
electron transistor (SET) with granular metal microstrips connecting an Al island to the 
environment was studied in34. The observed strong non-linearity in the Ids(Vds) 
characteristics of the SET in the blockade region I~Vα, α ≈10 suggests that the 
cotunneling was strongly suppressed. In our recent work35, we demonstrated the 
operation of a single-electron transistor where a granular metal film was used as an island 
material and two traditional AlOx tunnel junctions connected the island to the source and 
drain wires. We showed that such a device also exhibits strong nonlinearity in the 
blockade region: I~Vα  where α ≈9. It must be noted that the direct application of formula 
(1) would lead to a different conclusion based on estimate of parameter η » 10, which is 
not surprising since the theory was developed for linear diffusive resistors, whereas the 
conduction mechanism in granular film is attributed to hopping of electrons between the 
remote grains 36. We speculate that this method of cotunneling suppression must also 
reduce the photon-assisted tunneling through the devices and therefore can be used in the 
design of single-electron latches. A strong nonlinearity of the I-V characteristic of the 
film is expected to increase the barrier for tunneling in the hold state. Also, the size of the 
granular metal dot can be made much smaller than that of diffusive linear resistors, so the 
self capacitance of such a dot can be made very small. To verify the relevance of this 
approach we fabricated and characterized a single electron latch with granular metal (GM) 
middle-dot connected to the two Al end dots by single AlOx junctions. 
Fabrication and measurement technique. 
The device was fabricated by two steps of e-beam lithography and shadow 
evaporation37. In the first e-beam lithography step the latch is fabricated, and in the 
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second step two SET electrometers4 are fabricated. The sketch of the device is shown in 
Fig. 1a. To fabricate the latch two Al end dots (D1 and D3 in Fig. 1a) and a “dummy“ 
middle dot are first deposited at an angle of +6.2 degrees to the normal followed by an in-
situ oxidation of the surface of the Al layer. Then, a CrOx GM film (the middle dot D2) is 
formed by evaporating Cr at a negative angle, -6.2 degrees to the normal in oxygen 
ambient. As a result, in the overlap region, we obtain a thin AlOx layer sandwiched 
between Al and CrOx layers. The resistivity of the GM strip is controlled by adjusting the 
oxygen pressure in the evaporator chamber 34, 38. The sheet resistance of the GM strip is 
estimated from the measurements of an SET with CrOx island (Fig. 1b) fabricated along 
with the latch with the same design of the island and the junctions 35; sheet resistance ~3-
5 kΩ/□ at room temperature is obtained. At low temperatures (~100 mK) the value of the 
sheet resistance of the GM strip with zero bias across it is on the order of 10 MΩ/□, but it 
drops exponentially down to about 100 kΩ/□ for 0.5 mV of applied bias. The value of the 
junction resistance was obtained from the measurements of the SET at high source–drain 
bias when the Coulomb blockade is completely suppressed (eVds≥10 EC), RJ ~ 10 MΩ. 
Two Al-AlOx electrometers (E1 and E2), and the input and clock wires (Fig. 1a) are 
formed in the second layer e-beam lithography step followed by shadow evaporation of 
Al. Differential input signals (+VIN and -VIN) and the clock signal, VCLK, are capacitively 
coupled to D1, D3, and D2 respectively. The alignment tolerance between the two steps 
of e-beam lithography is about 300 nm according to the pattern design and an alignment 
accuracy of 200 nm between features defined in the two steps of e-beam lithography is 
achieved by using pre-defined alignment marks. For comparison, an Al/AlOx latch with 
the same design as above, except that the CrOx island is replaced by an Al island, is 
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fabricated on the same substrate. In addition, an Al/AlOx latch with 4 junctions and 
similar size dots and coupling capacitors is also fabricated. 
The low temperature transport measurements are performed in a dilution 
refrigerator with a base temperature of 15 mK. Standard lock-in techniques are used in all 
of the low temperature measurements with small excitation voltages (10-50 µV) applied 
to the electrometers to avoid excessive heating of the latch 18. SET conductance is 
measured at a frequency ~3 kHz with time constant ~3 ms to provide adequate temporal 
resolution for phase detection of the pulses with duration ≥100 ms. The typical electron 
temperature of the device is estimated to be about 70 mK 4. A magnetic field of 1 T was 
applied to suppress the superconductivity of Al. 
Experimental results. 
The major goal of the experiments described below is to determine the ability of the 
latch with GM middle dot to suppress charge leakage. The observation of bistability is a 
direct evidence of single electron latching that can only be observed when undesired 
tunneling is strongly suppressed4, whereas a lack of bistability clearly points to an 
excessive leakage rate39. One way to observe bistable behavior is to measure “phase 
plots” in VIN, VCLK coordinates for the two directions of input bias voltage4, 39. A phase 
plot is a 3-D plot obtained by measuring the voltage on D1 (D3) (Z axis) using the SET 
electrometer E1 (E2) while linearly scanning input (X axis) and stepping clock (Y axis) 
voltages. The electrometer is biased in the middle of the rising slope of a Coulomb 
blockade oscillation so that a positive voltage increment on D1 leads to an increase of 
conductance and vice versa. Black color on the plot corresponds to a negative voltage 
increment and white color corresponds to a positive voltage increment on the dot. Figures 
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2(a) and 2(b) show two phase plots acquired for different directions of the input bias 
scans for a latch with 2 junctions and CrOx middle dot. Bistability in the latch is clearly 
visible and marked by opposing triangular areas on the phase plot in Fig. 2(a) and Fig. 
2(b). For comparison, a phase plot for an Al/AlOx latch with the same design (two 
junctions) and Al middle dot is shown in Fig. 2c (since the phase plots for two directions 
of the input voltage scans are indistinguishable, only one plot is shown). In this case we 
observe no signs of bistability. The transition from one charge state to the other (at VIN≈ 
2 mV) appears smooth meaning that electron moves back and forth in the transitional 
region and electrometer measures the time average of the dot potential. The Al/AlOx latch 
with 4 junctions shows only hints of bistability indicated by abrupt transitions, but the 
bistable area was undeveloped and no latching was observed 40. The results of these 
experiments indicate that in the latch with GM middle dot charge leakage is suppressed 
much strongly than in 2-junction and 4 junction latches having Al middle dots. 
The functional operation of a latch  with GM middle dot is demonstrated with the 
input and clock pulse sequence shown in Fig. 3 (a, b)  (the detailed description of the 
setup for this test is given elsewhere 4, 39). The electrostatic potential of dot D1, monitored 
by electrometer E1, is shown in Fig. 3(c). Here we concentrate on the leakage errors 
occurring when an electron is trapped on one of the end dots (by the application of the 
clock signal) and the differential input signal is removed (from t0 to t1 and from t2 to t3 in 
Fig. 3c). An instance of such an error is shown by a dashed line in Fig. 3c. To determine 
the leakage rate we repeated the latching sequence in Fig. 3(a, b) multiple times and then 
analyzed the statistical distribution of the cumulative number of leakage errors as a 
function of time (Fig. 3d). The probability of the leakage error changes in time as 29:   
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Perr (t) = nerr(t)/ntotal = 1-exp (-t/τ)            (2), 
where τ is the retention time constant, nerr(t) is the total number of leakage errors that 
happened within time interval t and ntotal is the total number of clock cycles. By fitting 
our data to (2), we extracted the value of τ = 1/ΓL ≈ 1s. Hence the average electron 
leakage rate is ΓL≈1 s-1. Thus we conclude that the presence of GM film reduces leakage 
error rate to the level observed in an Al/AlOx latch with 6 junctions4. 
Another remarkable feature of the latch with GM middle dot is the uniformity of the 
observed charging diagram pattern for large scale scans of clocking and input biases 
depicted in Fig. 4a. For comparison, the data obtained from the 6-junction Al/AlOx 
device41 is shown in Fig. 4b. Due to the presence of the random background charges on 
the parasitic islands in the 6-junction Al/AlOx device, the pattern in Fig. 4b is non-
uniform and only small areas in the plot (where the distinct triangular pattern is present) 
can be used for latch operation. In these areas the random background charges on the 
parasitic dots are compensated by particular combination of the offset voltages on the 
input and clock electrodes. A change in the RBC configuration beyond the stability time 
changes the pattern observed in Fig. 4b so that latching may not be achievable for the 
same areas where the triangular pattern is currently seen in the plot, requiring retuning of 
the latch operating conditions (VIN, VCLK). In contrast, the pattern in Fig. 4a experience 
no such change: the latch with GM middle dot shows uniform periodic bistable behavior 
where the periods are defined by the coupling capacitors; the change in the RBC 
configuration leads only to an offset of the pattern as a whole along axes VCLK and VIN. 
Therefore, it can be easily compensated by small adjustments of the offset biases applied 
to the input and clock electrodes, as there are no extra parasitic dots which require 
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individual compensation. This result correlates with the observation that the gate voltage 
dependence of the conductance for an SET with GM island35 only exhibits single period 
of Coulomb blockade oscillations, i.e. the island behaves as a uniform metal dot. 
Discussion. 
Two pertinent questions will be addressed here: (1) why is it possible to achieve 
control over single electron charge transfer in a latch with GM middle dot, and (2) what 
causes the suppression of charge leakage in such a device? 
 The GM film forming the middle dot in the latch can be viewed as an array of 
interconnected nanometer-sized metal dots intermixed with the oxide. The unavoidable 
presence of the background charge in the film randomly shifts the Coulomb blockade 
thresholds for the individual grains affecting their charging energy such that there is no 
hard gap in the density of states in the GM dot42. The value of capacitance coupling the 
gate to an individual grain can be estimated based on the average grain size ~10 nm35, 
and it is orders of magnitude less than the capacitance from the gate to  the whole GM dot, 
so that the periods of Coulomb blockade oscillations are expected to be far greater for the 
individual grains than for the whole GM dot. As a result, a change in the gate voltage 
does not influence individual grains ( for the same reason frustrated 2D arrays of tunnel 
junctions studied in43 exhibit no gate voltage dependence) and the GM dot behaves as a 
metal with respect to the external gate despite the fact that its conductance exhibits non-
metallic temperature dependence35. This makes it possible to control the electron transfer 
between the end dots in the single-electron latch with VCLK applied to the GM middle dot.  
As regards the suppression of charge leakage, the presence of an MTJ, either 
lithographically defined or “naturally formed” is expected to attenuate tunneling 
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processes responsible for charge leakage, including the dominant PAT mechanism as it 
requires more photons to transfer charge over larger number of junctions19. It is therefore 
reasonable to assume that the GM film will act as charge leakage suppressor. The details 
of conduction mechanism in granular films have recently attracted a lot of theoretical 
attention44-46. The common conclusion is that conduction through GM film at low 
temperatures and small biases is due to tunneling through the virtual states (“multiple 
cotunneling” 44) which bypasses simple activation over the Coulomb barriers separating 
nearest neighbor grains. This mechanism explains why GM films remain conductive even 
at very low temperatures despite the high values of charging energy of the individual 
grains. At the same time conductance through GM film at low biases across it is much 
lower than in any diffusive microstrip resistor, so that any undesired tunneling is strongly 
suppressed. This is the condition that is required for low leakage rate. On the other hand, 
once the bias is applied the conductance of the GM dot rises exponentially resulting in 
fast switching of an electron. Clearly, a more accurate theoretical model is required to 
describe the details of charge transfer in such a device, particularly to find out the 
effectiveness of charge leakage suppression and to determine the important parameters of 
the GM films which can be used to optimize the performance of the devices. 
In conclusion, we have fabricated and tested a single-electron QCA latch with a 
middle dot made of granular metal film (CrOx ) connected to the end Al dots with single  
AlOx tunnel junctions, to investigate the applicability of GM charge leakage suppressors 
for single-electron logic devices. We observe latching with a leakage error rate, ΓL≈ 1 s-1, 
comparable to that obtained for the Al-AlOx latches with six junctions. The observed 
charge leakage suppression is provided by the granular media of the central island. The 
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size of the devices with GM leakage suppressors can be made much smaller than by 
using metallic resistive microstrips, thus alleviating the reduction of charging energy 
associated with the large self-capacitance of the metallic microstrips. We believe that 
granular metal films can be used for the fabrication of the devices providing precise 
charge transfer (pumps and turnstiles) with reduced size and smaller number of 
lithographically defined tunnel junctions. It also can be potentially used for the 
fabrication of single-electron memory devices, where strong nonlinearity of the I-V 
characteristic can be beneficial for short write time and long retention time.  
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Figure Captions: 
Figure 1. Sketches of single-electron devices employing granular metal islands. 
Aluminum (Al) with thin oxide on top is shown in gray, white bars represent CrOx film 
deposited on top of Al. a) Single electron latch. Middle dot D2 is made of granular metal.  
Differential input signals (+VIN and -VIN), clock signal (VCLK), and electrometers (E1 and 
E2) are capacitively coupled to D1, D2, and D3 as shown in the figure. Electrometers E1 
and E2 are fabricated in the second step of e-beam lithography. b) Single-electron 
transistor with granular metal (CrOx) island. Source and drain leads, and the gate are 
shown. 
 
Figure 2: Phase plots of single-electron latches: (a, b) Single-electron latch with CrOx 
middle dot. Dot potential (of D1) is measured by electrometer E1 for two directions of 
the differential input signal as shown by the arrows (X axis is the same for both directions 
of the input voltage). Triangularly shaped areas outlined with dashed lines indicate 
bistable behavior; (c) An Al/AlOx latch with the same design (2 junctions). Only one plot 
is shown because plots for the opposite directions of the scans are indistinguishable in 
this case. No bistability is seen in this plot. 
 
Figure 3: Operation of the QCA latch with CrOx middle dot: (a) applied input bias; (b) 
clock bias; (c) potential of D1 measured by electrometer E1. An instance of a leakage 
error is shown by the dashed line.  (d) Leakage error probability for the latch in the 
“hold” state as a function of time elapsed from the moment the electron is latched. 
Cumulative leakage error probability is plotted for 192 scans as a function of time 
elapsed from the moment the differential input bias is removed (t0, t2). Dashed line is fit 
using formula (2) with parameter τ = 1.05 s. 
 
Figure 4: Large scale phase plots of the two single-electron latches: (a) Latch with 2 AlOx 
junctions and CrOx middle island, (b) An Al/AlOx latch with 6 tunnel junctions (two 
branches connecting the middle dot to the end dots each have 3 junctions).  Note that 
distinct triangular pattern is clearly seen throughout the whole plot for the latch with 
CrOx island, whereas it appears only on a small portion of the plot for the Al/AlOx latch. 
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